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ABSTRACT
Time-critical multi-processor systems require guaranteed ser-
vices in terms of throughput, bandwidth etc. in order to
comply to hard real-time constraints. However, guaranteed-
service schemes suﬀer from low resource utilization.
To the best of our knowledge, we are presenting the ﬁrst
approach for on-chip communication that provides a high re-
source utilization under a transaction-speciﬁc, ﬂexible (i.e. dif-
ferent classiﬁcations on data exchange) communication scheme.
It does provide tight time-related guarantees. Hence, we
are presenting our bounded arbitration scheme consider-
ing lower and upper bounds for each type of transaction
level. We demonstrate its advantages by means of a com-
plete MPEG4 decoder case study and achieve under these
constraints a bandwidth utilization of up to 100%, on an
average 97% with a guaranteed (100%) bandwidth.
Categories and Subject Descriptors: C.3[Special-purpose
and application-based systems]: Real-time and embedded
systems
General Terms: Algorithms, Design
Keywords: Networks-on-chips, Bounded Arbitration Algo-
rithm, Quality of Services
1. INTRODUCTIONANDRELATEDWORK
Networks on chip (NoC) gain interest since Moore’s Law
allows for integrating virtually hundreds of processors on a
single silicon die. Eﬃcient on-chip communication architec-
tures will drive the future of System on Chip (SoC) archi-
tectures. One of the major challenges in NoC design is the
large design space spanned by an extensive set of (partly)
independent parameters. Only a set of carefully adapted
parameters will allow unveiling the potential beneﬁts of a
NoC. The adapted parameters have to be integrated with
the Quality of Service (QoS) requirements for designing a
time-critical embedded system.
The deﬁnition of QoS is extremely diverse and applica-
t i o ns p e c i ﬁ ci ne m b e d d e ds y s t e m s
1. The requirements of
an embedded system application (i.e.TV broadcasting in a
PDA) is time critical and driven by the current work load
on that device. Those quality limits are also restricted by
1Embedded system and time-critical system is used inter-
changeably in the scope of this paper
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the audio and visual perception of the human senses. The
underlying QoS parameters latency, throughput and jitter
in such performance phenomena, bounds must be provided
by the system. Other sort of services like security data and
memory read/write or Internet browsing may have varying
quality requirements.
The trend of NoC in MPSoC has been recognized in the
beginning of this century, where the needs and potentials
of NoC as a future on-chip interconnect have been intro-
duced [5, 7, 9]. In [12, 16], key research problems in NoC
design are formalized. The issues of QoS have already been
addressed in the Previous Works [6, 11]. But to meet
these issues, with minimum overhead is still an open research
challenge. Formally, on chip QoS in communication can be
broadly classiﬁed into two categories: (I) Time related per-
formance guarantee (i.e. bandwidth, latency and jitter) and
(II) Data-ﬂow related reliability guarantee (i.e. in-order data
transmission, lossless data transmission). The early novel
works [3, 10, 14] have partly or fully ignored the time re-
lated QoS issues. In [3] data-ﬂow related guarantees were
emphasized. To diﬀerentiate among traﬃc requirements,
service classes/levels have been introduced. The service
levels in a system for diﬀerent communication pairs have
been roughly classiﬁed in [6] as: Best-Eﬀort (BE) service
and Guaranteed Service (GS). BE-Oriented NoCs provide a
higher resource utilization and treat all the communicating
pairs equally and thus ignore the hard real time guarantees.
In GS-oriented NoC, the research practice to provide time
related guarantees are classiﬁed as (1) Establishing a con-
nection prior to the communication and reserving resources
and then sharing time slots among multiple available connec-
tions (i.e. Æthereal)[6]. (2) Implementing diﬀerent service
classes and exploring the advantages of wormhole routing
and Virtual Channels (VCs) (i.e. QNoC)[4].
The connection-oriented technique enjoys the contention-
free routing by reserving the resources in advance. Ineﬃ-
cient resource reservation leads to unused bandwidth. The
network performs highly underutilized in Variable-Bit-Rates
(VBR) transactions. The connection setup stage is an over-
head for such architectures and thus, they suﬀer from lack
of scalability. The second method (2) performs and im-
plements quality on top of packet-switched communication,
generally using the wormhole routing scheme. It provides
better performance results for VBR [8], provides higher rel-
ative guarantees, but may fail in tight requirements. The
problem also lies in the speciﬁcation and granularity of the
service classes which leads to unused bandwidth. These ap-
proaches use a simple Round Robin link arbitration shown
in Algorithm 1.
To the best of our knowledge our approach is the ﬁrst
one, that considers both of these two approaches to provide
QoS. It has adopted the ﬁne-granular service class speci-
ﬁcation considering the lower and upper bounds for each
transaction type, thus avoids resource underutilization and
erroneous resource reservation. On top of approach (2) it
76Figure 1: One Output Port of Our Router Architecture Supporting QoS.
provides ﬂexible connections for the required service classes.
It implements the dynamic scheduling table and ﬂexible link
arbitration algorithm, which is aware of the present traﬃc
load, our Bounded Arbitration Algorithm.
The work presented in [13] has assumed that all the VCs
are statically allocated and predetermined by the Conﬁg-
uration Manager (CM), a central authority. QNoC pro-
vides on an average slightly more than 99% guarantee but
fails to achieve 100% guarantee, which is a must condition
for a safety critical embedded system. The work presented
in [4] and [8] implement arbitrations depending on the ser-
vice classes. They provide relative guarantee,n otight guar-
antees compared to their whole architectures. Common to
all current work in NoC is that eﬃcient resource utilization
together with supporting hard guarantees is not fully con-
sidered.
The rest of the paper is organized as follows. In Section 2,
we present our novel contribution. In Section 3, we intro-
duce our QoS-Supported NoC. In Section 4, we introduce
our hardware implementation. Experimental results are pre-
sented in Section 5, and we ﬁnally conclude in Section 6.
2. OUR NOVEL CONTRIBUTION
Our novel contributions are as follows:
(1) We have designed a new arbitration technique, BAA con-
cerning the lower and the upper bound of individual trans-
action type. The arbitration is dynamic in nature depending
on the current traﬃc load but ensures the bounds and suits
the traﬃc characteristics.
(2)The problem of ﬁne granular bandwidth requirements to
save unused bandwidth is also handled with ﬁne granular
service class speciﬁcation.
(3) The distributed programming model to establish a guar-
anteed connection on top of a ﬁne granular service class is
also accomplished.
Hence, our NoC provides tight time-related guarantees
by our link arbitration process and maximizes the link uti-
lization. Besides these unique characteristics, our approach
does not incur any performance penalties. In order to evalu-
ate the claims of our new link arbitration algorithm, we have
presented a case study analysis with real world application,
an MPEG4 video decoder [2]. We achieved as high as 100%
and on an average 97% bandwidth utilization, not achieved
so far.
3. QOS-SUPPORTED NOC DESIGN
The goals of our NoC project are twofold: (1) A con-
cept for guaranteeing QoS of a NoC: guaranteed bandwidth,
low latency and jitter; (2) A rapid prototyping environment
for NoCs that allows speciﬁcation and evaluation of a cus-
tomized NoC within hours through a proprietary NoC IP
library. As a result, cycle-accurate transaction-level data is
obtained through execution on an FPGA platform, allowing
Table 1: Fine-grained Service Class Speciﬁcation
Services Latency BW Jitter Example
Prio H High - - short message
Prio X1 - Fixed No jitter/ streaming
- guarantee ﬁxed video 80%BW
Prio X2 - Fixed jitter streaming
- guarantee allowed data 50%BW
... ... ... ... ... ... ... ... ... ...
Prio Xn - Fixed No jitter streaming aud
- guarantee No jitter io high latency
Prio L no Not ﬁxed accep short
limit table memory access
for fast design space exploration. The advantage of virtual
channels in the wormhole routing scheme together with pri-
orities, as ﬁne grained service class speciﬁcation are used
to provide per-connection guarantees on top of a packet-
switched network. Dynamic channel preemption and estab-
lishment is used for some highly prioritized connections that
are part of, for example, a security task.
Algorithm 1 RR: Round Robin link arbitration
Number of virtual channels: VC
Number of reserved virtual channels at time t : VC res
i
th entry in the Slot Table: ST(i)
0. for each reserved virtual channel i =1To VC res {
1. ST(i)=i
2. ++next slot
3. }
3.1 AssumptionsinourcommunicationScheme
The NoC architecture needs to be simple and conﬁgurable
in structure. Our architecture is pipelined like the state-of-
the-art Xpipe architecture [3]. We have used wormhole rout-
ing because of its low latency in practice and small buﬀer
space requirements [15]. Source based deterministic routing
is used in the current architecture. The routing algorithm
can be conﬁgured from any of the deadlock free determinis-
tic routing algorithms. In the current implementation, XY
routing is used. The topology is kept as a grid based struc-
ture. The links between two routers are pipelined, so, irreg-
ular topology with a favorable routing algorithm can also be
designed within the frame-work.
To keep the NoC predictable in terms of cycle counts, the
router-to-router connections and also the router-to-IP con-
nections are cycle-accurate. To demonstrate the NoC archi-
tecture, one output port unit for a simple router is shown
in Figure 1. The Input Decoder (ID) decodes the incom-
ing packets for the appropriate output port. Output Arbiter
(OA) arbitrates the output directions among the incoming
packets. Then the following steps implement the QoS during
the transmission. To provide the service class H (the high-
est priority explained in the next subsection), easy access at
anytime, a constraint is kept in the NoC architecture. If the
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Figure 2: Bounded Link Arbitration.
number of virtual channels are N, then there can be only
N-1 number of ﬁxed bandwidth related connections. Fixed
bandwidth related connections need to be kept because of
tight guarantees. To allow a higher operating frequency,
the router structure is deeply pipelined. The output port is
pipelined to 6 pipeline stages. No error control unit is added
in the architecture. The network is assumed to be reliable.
Hence, no end-to-end retransmission is required and thus,
the throughput and the latency bounds can be measured
cycle accurately. The two necessary stages for a guaran-
teed connection, the admission control stage and the packet
control stage are also highlighted in the ﬁgure. The Virtual
Channel Arbiter (VCA) implements the admission control
and the Physical Channel Arbiter/Link Arbiter (PCA/LA)
handles the new link arbitration algorithm.
Algorithm 2 Priority-Weighted Round Robin
Priority of the i
th connection : Pi
Cycles assigned to priority P : Cp
0. for each reserved virtual channel i =1To VC res {
1. for j =1To Cp {
2. ST(i)=i
3. ++next slot
4. }
5. }
3.2 Fine-grained QoS Speciﬁcation
The support of diverse types of traﬃc patterns with the
maximum link utilization is the principal goal of quality of
service oriented NoC design. In the scope of this paper, sup-
port for guaranteed bandwidth, low latency and jitter and
a scalable frame work for the service class assignment are
speciﬁed. Previous work like [6] has summarized the service
classes in: best eﬀort and guaranteed throughput.W o r k i n
[4] has identiﬁed 4 diﬀerent types of service classes: Signal-
ing, Real-Time, Read-Write (RD/WR) and Block Transfer.
All sort of real time traﬃc is classiﬁed as service class Real-
Time. So for all real time connections with varying com-
munication requirements, (i.e. bandwidth) they treat the
connection in the same fashion. However, all these works
underestimate the ﬁne granularity of the bandwidth assign-
ment. To overcome these shortcomings, our approach oﬀers
a scalable and application speciﬁc service class speciﬁcation.
In Table 1, a typical service class speciﬁcation of our ap-
proach is shown. Each of the service classes speciﬁes lower
and upper bound cycles in the scheduling table
2 to satisfy
VBR data transactions. The jitter problem is handled by
keeping the lower and upper bound the same. The highest
priority is kept for the messages having emergency require-
ments, i.e. interrupts, security messages.
3.3 OurBoundedArbitrationAlgorithm(BAA)
Considering all time-related requirements, in Algorithm 2,
our ﬁrst approach with Prioritized Round Robin is depicted
3.
2we use interchangeably scheduling table and slot table
3Previously assigned variables in the algorithms are reused
This algorithm provides service class speciﬁcation as well as
it provides tight guarantees in terms of bandwidth and jit-
ter. Priority-Weighted Round Robin exploits the advantage
of Time Division Multiplexing (TDMA) together with an
independent service class speciﬁcation. Each type of service
classes gets a ﬁxed number of cycles to send data at a spec-
iﬁed time on the link. The diversity of data transactions
under diﬀerent traﬃc loads is not taken into account. It can
not conﬁgure services adaptively while meeting the lower
bound. This arbitration scheme would not adapt to diﬀerent
quality of service requirements like the motivational exam-
ple given in the introductory chapter. These situations may
lead to false reservation according to miss-use of available
resources during average execution time. In the presence
of available bandwidth all the bandwidth can be assigned
to the lowest priority (like Æthereal)[6] ), best eﬀort traﬃc.
But a situation of having no available best eﬀort traﬃc will
lead to bandwidth underutilization for the higher prioritized
traﬃc.
Algorithm 3 Bounded Arbitration Algorithm
Slot table size in number of cycles : STmax
Slot available in number of cycles : STavl
currently assigned cycles to virtual channel k: SLOTk
VC k latency sensitive and jitter allowed: VC
delay jitter
k
VC k jitter allowed: VC
jitter
k
Upper bound # of cycles assigned to priority p : C
p
max
Lower bound # of cycles assigned to priority p: C
p
min
1. slot assigned=true
// Fill Scheduling Table(SC) W/ lower bound//
2. for each reserved virtual channel i =1To VC res {
3. for j =1To C
p
min {
4. ST(next slot)=i
5. ++next slot
6. }
// Filling SC W/latency sens. VC, allows jitter//
7. while slot assigned {
8. slot assigned = false
9. for k =1To VC
delay jitter
k {
10. if (SLOTk <C
p
max AND STavl) then {
11. ST(next slot)=k
12. ++next slot
13. ++SLOTk
14. slot assigned = true
15. }
16. }
17. }
// Filling SC W/ VC, allows jitter (rest BE)//
18. slot assigned = true
19. while slot assigned {
20. slot assigned = false
21. for k =1To VC
jitter
k {
22. if (SLOTk <C
p
max AND STavl) then {
23. ST(next slot)=k
24. ++next slot
25. ++SLOTk
26. slot assigned = true
27. }
28. }
29. }
The latency and the resource underutilization problem is
considered in Algorithm 3. To avoid the latency problem
and to use the unused bandwidth by any idle connection we
are proposing our novel algorithm, a link arbitration al-
gorithm, called Bounded Arbitration Algorithm (BAA).U n -
used bandwidth can be shared by every present communica-
tion level connection, but still considering the service class
speciﬁcation. This tends to increase throughput for the con-
nections. The less time a resource is (exclusively) reserved
the chance of contention for the resources by the concur-
rent connections decreases. Thus, the algorithm is not only
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Figure 3: FPGA Prototyping of a NoC.
providing low latency for privileged connections but also a
possible better utilization for other connections/applications
using the NoC. The algorithm is implementing the service
class speciﬁcation together with the higher and lower bound
slot allocation. In Figure 2 and in Algorithm 3, the new link
arbitration algorithm, the bounded arbitration algorithm is
shown. In this algorithm scheme, all connections ﬁrst meet
their lower bound requirements and then go for ﬁlling the
unused bandwidth approaching to the upper bound. The se-
lection of the virtual channels up to the upper bound, spec-
iﬁed by the priority of the stored packets is done depending
on the service class parameters, specially considering latency
and jitter. The algorithm ensures the lower bound for any
sort of transaction but surely on the service class basis. But
besides, oﬀering unused bandwidth to only lower priority
connections, it tends to meet the upper bound requirements
for some ﬂexible transactions.
3.4 Bound Analysis
Building a time-critical embedded system is always a chal-
lenging task. The system design starts from the application
exploration. This exploration provides the average, lower
and best case scenario for the running system. From this
analysis the designer restricts the design to obey the bounds.
We can formulate the throughput bounds (in bits/cycle) for
every connection as:
[L-B] T
p
c = (low s
p
c/S) × CW × DR [bits/cycle] (1)
[U-B] T
p
c = (up s
p
c/S) × CW × DR [bits/cycle] (2)
The throughput for a connection c having the priority p is
deﬁned by T
p
c in the above equation. The number of allo-
cated cycles for the connection c over time for priority p
is assigned both for lower and upper bounds, low s
p
c and
up s
p
c.T h e s y m b o l CW stands for the channel width and
DR stands for the data ratio, representing the protocol over-
head.
Similarly, the latency bounds can be summarized as:
L
i
hop = L
i
vctolinkS + L
i
link+ L
i
linktoV Cj (3)
L
p
c =( LIPtoSW + L
i
hop+ LNItoIP) × IP data/T
p
c (4)
Here, L
i
hop is the latency of an individual hop i.T h e l a -
tency in an individual hop is calculated by summing up the
latency from the virtual channel to the link (L
i
vctolinkS), the
latency in the link (L
i
link) and the latency for the router i
in link to the virtual channel j (L
i
linktoV Cj). After attaining
the latency in a single hop, we can calculate the latency for
an individual transaction. Symbol L
p
c stands for latency of
a connection having the priority p. This latency can be cal-
culated by all the small parts that contribute to the latency
along the path, the latency from the IP to the router switch
Figure 4: MPEG4 Mapping in a 5×4M e s h .
(LIPtoSW), the latency for each router i in the connection
path (L
i
hop), the latency from the NI to the IP (LNItoIP).
All these sources of latency are multiplied with the amount
of data sent by the IP (IPdata) and divided by the through-
put of the connection having the priority p (T
p
c ).
Our quality of service oriented NoC needs to be programmed
eﬃciently. Two possible programming models available in
NoC literatures are: programming the NoC having the global
view of the whole NoC, a centralized approach and no global
view a distributed approach. In our NoC, we have followed
the distributed approach. The dynamic connection estab-
lishment and channel preemption is adopted in our scheme.
Low priority packets can release the channel only after the
tail ﬂit is sent. The new header ﬂit with a higher priority
has to wait for that time interval.
4. HARDWARE IMPLEMENTATION
Our NoC provides a ﬂexible service class speciﬁcation to-
gether with conﬁgurable QoS issues. Considering all the
conﬁgurable parameters our approach can generate a syn-
thesizable NoC speciﬁcation through a VHDL and SystemC
based proprietary NoC IP library. On the upper abstrac-
tion level it allows fast HW/SW co-simulation, on the lower
abstraction level it provides rapid prototyping on a scalable
FPGA platform, a ProDesign board [1]. The synthesizable
NoC is build from our NoC component IP library. In Fig-
ure 3, a schematic diagram of the FPGA prototype of a NoC
is shown. The synthesizable library is highlighted in the ﬁg-
ure. It comprises a collection of positional routers depending
on the topology.
4 Each positional router is built using IP
blocks: Output-port, Input-port, Network Interface (NI),
Crossbar and Arbiter. Output queuing is used throughout
all design alternatives. Each of the output ports can be de-
signed using the following components: Virtual Channels,
Links and Flow Control logic. All of these network compo-
nents are freely parameterizable.
Our BAA algorithm comes with a little ﬁxed hardware
overhead. The service class speciﬁcation with the attributes
of lower and upper bound has to be hard-coded in each
router. The service class table size is linear to the ﬁne-
grained speciﬁcation. The more the number of service classes
the bigger is the service class table. But the table is con-
stant in size from the design perspective. The length of the
scheduling table also depends on the number of virtual chan-
nels: if the number of virtual channels is n where n ≈ 2
m,
then m bits are required to encode each slot in a schedul-
ing table. The scheduling table size (number of slots in a
scheduling table) is kept equal to the size of the lower bound
slot requirements of the highest prioritized connections. For
example, if there are k virtual channels then there can be (k-
1) connections with bandwidth and jitter sensitivity. One
connection can be used for higher H or any other ﬂexible
4The term positional router is used in this paper to highlight
the need of diﬀerent orientation of input and output ports.
79Table 2: Traﬃc Modeling
Injection: Min. Max.
MPEG4 400 MB/s 800 MB/s
STIMULUS1 120 MB/s 400 MB/s
STIMULUS2 180 MB/s 400 MB/s
STIMULUS3 300 MB/s 600 MB/s
Figure 5: Throughput between RR and BAA.
service class. So the scheduling table size, Tsize is,
Tsize =( m − 1) × Sband−sensi + SH (5)
Here, Sband−sensi is lower bound slot of highest prioritized
bandwidth sensitive connections and SH is lower bound slot
of the service class H. The resulting array is stored in a
FPGA Block RAM. The biggest part of the area comes from
the output buﬀers in each router. The minimum size of the
buﬀer is determined by the depth of the pipelining on the
link because of the hop-to-hop ﬂow control. If the links are
pipelined into x stages (1 cycle for each stage) and process-
ing time in pair routers take y cycles then the minimum
number of unit buﬀer in ﬂit size is (2x + y). This is the
given lower bound as in [3]. The buﬀer for each router in-
creases linearly with the introduction of an additional virtual
channel in each router output port.
5. RESULTS AND MPEG4 CASE STUDY
For the evaluation of the design and runtime adaption of
our NoC frame work we implemented an MPEG4 video de-
coder. An MPEG4 encoded video is a sequence of I-frames,
P-frames and B-frames. An I-frame is not predicted. P-
frames are predicted from the previous I- or P-frame. And
ﬁnally, a B-frame is predicted from the previous and next
I- or P-frame. B-frames are optional in compression. I-
frame needs the tasks, INPUT, iQuant, iDCT and ADD for
decoding. P- and B-frames require INPUT/VLC, iQuant,
iDCT, PREDICT and ADD for decoding. Our mapping
of an MPEG4 video decoder to the 6 inner tiles of a 5×4
Mesh NoC Architecture is shown in Figure 4. Other tiles
are used for other Stimuli to create arbitrary traﬃc during
the experiments. It simulates the embedding of the MPEG4
in a larger application. The smallest communication units
between two tasks are also shown in the picture. In most
of the cases the smallest communication unit in MPEG4 is
a MacroBlock(MB),1 6 ×16 pixels. The communication unit
between the tasks INPUT and PREDICT is the so called
MotionVector(MV).
α(t) = μ =
ρ(t) × D
ρ(t) × W
(6)
For the experiments, we have taken the traﬃc model de-
scribed in Table 2 and in Equation 6. A random rate,
μ keeps the injected traﬃc load between 30-100% of the
worst case speciﬁed in the Table 2. Here D stands for the
amount of data transferred between two tasks and W for the
Figure 6: Latency for Fixed and BAA.
Figure 7: Resource Utilization: Fixed and BAA.
worst case (fastest computation) execution time. To keep
the traﬃc application-speciﬁc, random variables ρ and ρ
have been introduced, where 0 ≤ ρ ≤ 1a n d1≤ ρ ≤ 2.
Experiments show, the injection rates of VBR data produc-
ing applications vary over time. For Example, the MPEG4
IP1x2 (iQuant) is producing a MacroBlock of 808 Bytes for
IP1×3 (iDCT) in a interval depending on the prior pro-
cessing of IP1x1 (Input). Our observations of the MPEG4
application show, the computation times vary from 50-100%
of the worst case time. Some observations considering the
connections iQuant → iDCT and STIMULUS1(Producer)→
STIMULUS1(Consumer) are recorded in the following given
graphs.
Figure 5 shows that RR is separating diﬀerent connec-
tions, but only fair by the meaning of equality. Every con-
nection is receiving the same bandwidth. In the current
scenario STIMULUS1 transaction is not latency-sensitive
and only needs less bandwidth than the MPEG4 connec-
tion. But even then STIMULUS1 is obtaining the half of
the bandwidth, while both connections are sending traﬃc.
No traﬃc classiﬁcation can be done for the connections in
the RR scheme [13]. An interesting graph is the throughput
for MPEG4, where the bounded arbitration is keeping the
throughput very high up to the maximum bandwidth for the
latency-sensitive traﬃc. The RR arbitration is really ﬂuctu-
ating the bandwidth between the half and maximum band-
width. This ﬂuctuation would increase with every additional
connection along the path. Thus the average throughput for
the latency-sensitive MPEG4 for the RR algorithm will be
low compared to the BAA.
Figure 6 shows the diﬀerence between the ﬁxed arbitration
(TDMA like), sharing reserved bandwidth among connec-
tions, with the BAA. Every static TDMA based connection-
oriented architecture has to deal with reserved and not used
resources because of the unpredictability of complex appli-
cations with VBR transactions. Æthereal like architectures
can only use BE-service for already reserved resources. The
problem here is: the amount of BE-traﬃc of concurrent ap-
plications has to be high enough to compensate. The Æthe-
real architecture is thus, designed for underutilization for the
ability to give hard guarantees. A connection can be han-
80Table 3: Latency, Throughput and Utilization (RR and BAA looks the same but BAA has better latency
and throughput results) comparison (P/B frames for MPEG4)
Average Throughput MB/s Average Latency Cycles/1000b % Bandwidth Waste
Transactions Fixed RR Our BAA Fixed RR Our BAA Fixed RR Our BAA
Input− >iQuant 800 1840 1901 939 575 561 90 0 0
Input− >iDCT 800 1822 1900 1272 883 850 83 1 1
Input− >PREDICT 800 2000 2000 1680 986 978 89 2 2
iQuant− >iDCT 800 1756 1875 962 599 573 90 0 0
iDCT− >ADD 800 1662 1767 3148 1620 1499 57 1 1
PREDICT− >ADD 800 1768 1890 1051 626 590 55 1 1
STIMULUS1 400 1788 1732 1754 676 709 23 4 8
STIMULUS2 400 1730 1673 1717 703 739 25 4 4
STIMULUS3 600 1777 1737 1236 648 668 19 3 4
Figure 8: Fine-granular Service Class Spec.
dled fairly among the others because of its service class. The
MPEG4 application is always obtaining the highest band-
width in the BAA scenario, because it is privileged by its
latency sensitive speciﬁcation. The left bandwidth can be
used by every other connections. But the prioritization and
the service classes determine the type of sharing. The obser-
vation shows that the MPEG4 application latency is lower
for the BAA than for the ﬁxed arbitration because band-
width is reserved and not used again. The results show
that the sharing of unused reserved bandwidth even among
connections (not only to BE-services) is crucial for a better
utilized network.
The waste of bandwidth for a static reservation of re-
sources compared to a more adaptive, BAA, is shown in
the Figure 7. The BAA is wasting less of the reserved band-
width while the ﬁxed approach is wasting 25% because of
the unpredictability of the applications injection rate. This
ﬁgure points out that the waste of bandwidth in a static
approach is too high in a small network on a chip. The
amount of wasted bandwidth is not acceptable for the high
on-chip resource costs . So there is a mandatory need for an
adaptive strategy like our BAA.
The possible granularity of the traﬃc classiﬁcation is cru-
cial for the utilization of the network. The STIMULUS1 is
producing data with 20% of the bandwidth. One classiﬁ-
cation reserves 25%, the other one 20%. BAA is used, but
with no jitter. The results in Figure 8 show that, there is on
an average 20% waste of the reserved bandwidth as expected
for 5% error in the classiﬁcation. So the conclusion is, a ﬁne-
granular traﬃc classiﬁcation should be used within a NoC
frame-work to keep the underutilization of the network to an
acceptable range. Other priority-based architectures are not
oﬀering this scalability. The advantage of the BAA in terms
of higher throughput, low latency and more resource utiliza-
tion compared to the ﬁxed TDMA based approach and to
the simple round robin policy is summarized in Table 3.
6. CONCLUSION
In this paper, we have introduced the importance of clas-
sifying each transaction level at its granular level with lower
and upper bounds of services. A scalable on-chip intercon-
nect with bandwidth guarantee is beneﬁcial for on-chip real-
time multi-processor systems. However, it carries the bur-
den of typically wasting a large amount of bandwidth when
the guaranteed bandwidth is not used by one or more in-
terconnect channels. As discussed, state-of-the-art does not
provide satisfactory solutions. Either they lack 100% guar-
antee or they come with a relatively large average bandwidth
waste.
We have demonstrated that our scheme is actually able to
provide a 100% guarantee of bandwidth with an average
waste of only 3% (i.e. 97% utilization) a value that has
not been achieved by others so far. We have evaluated our
scheme by a thorough case study of an MPEG4 decoder un-
der varying stimuli scenarios. Besides, we have introduced
our on-chip interconnect platform.
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